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I. INTRODUCTION
F OR future generation electronic ICs, a bottleneck is expected at the interconnect level. The integration of optical sources, waveguides and detectors forming a photonic interconnect layer on top of the CMOS circuitry is a promising solution, providing bandwidth increase, immunity to EM noise and reduction in power consumption [1] , [2] , [3] . This solution is investigated within the European project PICMOS 1 . In that context, the interconnect layer is built as a passive Si photonic waveguide layer and the InP-based photonic sources and detectors are fabricated in a way compatible with wafer scale processing steps. This approach combines the advantages of high quality Si wires with the excellent properties of InPbased components for light generation and detection. The integration technique that is investigated here assures compatibility towards future generation electronic ICs and is based on a die-to-wafer bonding technology [4] . Experimental results on a full optical link, including lasers and detectors, were reported in [5] . In this paper, we will focus on the detector design, fabrication and characterization.
II. DESIGN
In order to detect the light, it first has to be coupled from the Si wire into the detector structure. In our approach, that is realized by means of an InP membrane input waveguide on top of the SOI wafer containing the Si photonic wiring, like shown schematically in Fig. 1 as a synchronous coupler that couples the light from the Si wire into the transparent InP waveguide that guides it to the absorbing detector region, which is on top of the transparent layer. The PD structure is built as an n.i.d. 700 nm InGaAs absorption layer sandwiched between a highly p-doped 50 nm InGaAs contact layer and a highly n-doped 250 nm InP layer, which is also used for realizing the membrane waveguide, and has a footprint of 5 × 10 µm 2 . We chose a total detector thickness of 1 µm in order to ease integration with the µ-disk lasers described in [6] . The thickness also results from a tradeoff between device speed and efficiency. Due to the type of PD illumination, the most limiting factor for the speed is the carrier transit time in the diode depletion region. The detector predicted RC time and transit time constants are τ RC = 4 ps and τ tr = 40 ps, respectively, which leads to an expected 3-dB bandwidth of around 25 GHz [7] . Concerning the internal quantum efficiency, simulations show that more than 90% of the optical power is absorbed within 7 µm, as can be seen in Fig. 2 . However, part of the power is absorbed in the p-doped contact layer and in the metal contact layer. The light absorbed in this region is lost, as it does not contribute to the generated photocurrent. Taking this into account, we conservatively predicted an internal quantum efficiency of approximately 70%.
The detector input InP coupler was designed to achieve mode matching with the Si photonic waveguide, which is 500 nm wide and 220 nm thick (see Fig. 1 ). We fixed the InP waveguide thickness to 250 nm, which leads to a predicted optimum waveguide width of around 1 µm, calculated with two different full vectorial mode solvers. According to the simulations, the predicted coupling length is around 14 µm, and a coupling efficiency of more than 80% can be achieved with a tolerance of ±150 nm for the InP waveguide width, which is well within the current technology limitations. For more details about the InP membrane coupler design, we refer to our previous work described in [8] . The PD structure shown in Fig. 1 allows the fabrication of laterally tapered membrane waveguides, which provide an increase of the alignment tolerance between the waveguides without additional processing steps. Details about design and fabrication of the Si photonic waveguides are extensively presented in [9] .
III. FABRICATION
The PD layer stack described in the previous section was grown on a 2" InP wafer. It was sawn in dies that were then bonded upside down on an SOI wafer, in which the Si waveguide pattern had been defined, and the InP substrate was wet-chemically removed from the dies. The bonding technique used in the project consists in depositing a 200 nm thick layer of SiO 2 on top of the Si waveguides and a 100 nm thick SiO 2 layer on top of the InP wafer. When flipping the photonic dies upside down, the van der Waals molecular bonding forces at the SiO 2 -to-SiO 2 layer interface provide die-to-wafer adhesion. We refer to [4] for more details about this technique. Afterwards, the PD pattern was defined by ebeam lithography and transferred to a 150 nm thick SiO 2 hard mask and the SOI wafer was sawn into samples hosting one photonic die each. The hard mask was then used to dry-etch the membrane waveguides and the PD bottom contact areas, which share the same n-InP layer. Then, the PD mesas were wet-chemically etched and a polyimide layer was deposited to planarize the chip surface and provide electrical isolation. Finally, top-and side-contact windows were opened by O 2 plasma-etch and RIE, respectively, and a Ti/Pt/Au metal layer stack was evaporated and patterned by lift-off. Grating fiber couplers were also integrated in the Si photonic waveguide layer to allow characterization of detectors without the need of a full optical link fabrication. Such gratings can be seen in the left part of Fig. 3 and are described more in detail in [10] . Fig. 3 shows a picture of the fabricated devices.
IV. MEASUREMENT RESULTS
The device characterization was performed by using a tunable laser source to illuminate the detector and a Keithley source-meter unit to reversely bias the PD and to read out the generated photocurrent. First, the detector dark current at different applied bias voltages was measured. Results are shown in Fig. 4 , which shows the diode I-V characteristic in reverse and forward bias working regimes. Dark currents around 1.6 nA were registered at −4 V.
A tunable laser source (TLS) and a polarization controller were used to couple TE-polarized light through the grating coupler into the Si waveguide. The photodiode generated photocurrent as a function of the applied bias voltage was measured for the following TLS output powers: 0 mW, 0.2 mW and 0.4 mW. To evaluate the detector efficiency, the following factors were considered. Firstly, the fiber connections from the laser source to the polarization controller and to the coupling input fiber cause a loss of 0.7 dB. Secondly, the Si grating coupler is wavelength dependent and has 20% optimum coupling efficiency at λ = 1575 nm. Lastly, Si waveguide measured losses are 4-5 dB/cm, for TE-polarized light [11] . That leads to a loss of 1.3 dB along the Si waveguide length of 3.2 mm, from the grating coupler to the detector input. Taking those loss sources into account, the detector optical input powers corresponding to the TLS intensities mentioned above are 0 µW, 25 µW and 50 µW. The responsivity of the PD structure was thus calculated to be R = 0.45 A/W, which is a conservative value, as the grating coupler maximum efficiency was assumed. Such responsivity corresponds to a quantum efficiency η = 35%, which includes the efficiency of the InP membrane coupler and the internal quantum efficiency of the pin-detector itself. Measurement results are shown in Fig. 5 , which also demonstrates the linear behaviour of the PD response to the incoming input power.
V. CONCLUSION
We presented an InP-based photodetector fabricated on a bonded SOI wafer containing Si waveguides, suitable for an optical interconnect layer on top of CMOS ICs. The PD footprint is 5 × 10 µm 2 and an InP membrane input waveguide is used to couple the optical signal out of the interconnect layer. Measurements recorded a detector responsivity R=0.45 A/W. That corresponds to a quantum efficiency η=35%, which includes the efficiency of the InP membrane input coupler and the internal quantum efficiency of the pin-detector itself.
